ISAR/libmdbx
3
0
Fork 0
mirror of https://github.com/isar/libmdbx.git synced 2025-01-04 17:44:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

mdbx: fix for MIPS cacheflush().

Browse Source
This commit is contained in:
Leo Yuriev 2018-03-22 17:58:35 +03:00
parent 5ce40269b3
commit c52a57dac5
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/osal.h
View File

@ -366,19 +366,23 @@ static __inline void mdbx_memory_barrier(void) {
#define mdbx_coherent_barrier() mdbx_memory_barrier() #define mdbx_coherent_barrier() mdbx_memory_barrier()
#endif #endif
#if defined(__mips) && defined(__linux) #if defined(__mips) || defined(__mips__) || defined(__mips64) || \
defined(__mips64) || defined(_M_MRX000) || defined(_MIPS_)
/* Only MIPS has explicit cache control */ /* Only MIPS has explicit cache control */
#include <asm/cachectl.h> #include <sys/cachectl.h>
#endif #endif
static __inline void mdbx_invalidate_cache(void *addr, size_t nbytes) { static __inline void mdbx_invalidate_cache(void *addr, size_t nbytes) {
mdbx_coherent_barrier(); mdbx_coherent_barrier();
#if defined(__mips) && defined(__linux) #if defined(__mips) || defined(__mips__) || defined(__mips64) || \
defined(__mips64) || defined(_M_MRX000) || defined(_MIPS_)
#if defined(DCACHE)
/* MIPS has cache coherency issues. /* MIPS has cache coherency issues.
* Note: for any nbytes >= on-chip cache size, entire is flushed. */ * Note: for any nbytes >= on-chip cache size, entire is flushed. */
cacheflush(addr, nbytes, DCACHE); cacheflush(addr, nbytes, DCACHE);
#elif defined(_M_MRX000) || defined(_MIPS_) #else
#error "Sorry, cacheflush() for MIPS not implemented" #error "Sorry, cacheflush() for MIPS not implemented"
#endif /* __mips__ */
#else #else
/* LY: assume no relevant mmap/dcache issues. */ /* LY: assume no relevant mmap/dcache issues. */
(void)addr; (void)addr;